

# ACC M-S Driver X12.506

## Features

- Vbatt = 7 to 24V
- 4.194304 MHz oscillator
- Digital 5 bits E<sup>2</sup>PROM Tuning
- Operating temperature range -40 to +105°C

## Description

The ACC M-S Driver X12.506 is a monolithic CMOS device intended to be used as a driving circuit for the Analogue Car Clock M-S X16.xxx.

In the normal operating mode, the circuit delivers a pulse train every 60 seconds in order to obtain a 6° rotation on the minute hand shaft.

Two setting inputs allow to correct the displayed time, in both directions of rotation, in a continuous way.

The E<sup>2</sup>PROM trimming circuit allows to adjust the quartz oscillation in the range of ±57.2 ppm with a resolution of 3.8 ppm/step to assure an accuracy of less than ±1 s/day at 25°C and less than ±4 s/day on the full automotive temperature range.

## Applications

- Car dashboard clock
- Wall clock, all types of clocks

## Typical Operating Configuration




Fig. 1

## Specific Operating Configuration

The IC can be used with setting inputs connected to ground level if required. A serial resistor  $R_s$  is to be used for this purpose as shown below.





Fig. 2

## Pin Assignment



\* Only for SQL 16 version

Fig. 3

## Absolute Maximum Ratings

Parameter	Symbol	Value
Voltage $V_{DD}$ to $V_{SS}$	$V_{DD}$	-0.3 to +30V
Voltage at any pin to $V_{DD}$	$V_{MAX}$	+0.3V
Voltage at any pin to $V_{REG}$	$V_{MIN}$	-0.3V
Current at OUTs 1 and 4	$I_{OUTMAX}$	$\pm 25$ mA
Current at OUT 2/3	$I_{OUTMAX2}$	$\pm 50$ mA
Operating temp. range	$T_A$	-40 to +105°C (1)
Storage temp. range	$T_{STO}$	-65 to +125°C

(1) E2PROM programming at 25°C  $\pm$  5°C Table 1

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure to conditions beyond specified operating conditions may affect device reliability or cause malfunction.

## Operating Conditions

Parameter	Symbol	Test conditions	Min.	Type	Max.	Units
Operating temperature	$T_A$	Functional	-40		+105	°C
Supply voltage	$V_{DD}$	Car battery with R=100Ω				
- Start-up voltage	$V_{ST}$		7		24	V
- Working voltage	$V_W$		4.3		24	V
Input voltage at any pin	$V_{IN}$		$V_{REG}$		$V_{DD}$	V
Coil resistance	$R_{B25}$	M-S X16.xxx, $T_A=25^\circ\text{C}$	260	290	320	Ω
Phase inductance	$L_{25}$	M-S X16.xxx, $T_A=25^\circ\text{C}$		0.4		H
Specific operation conditions :						
Set function resistor	$R_S$	$V_{DD} = 6$ to 20V	12	13	14	kΩ

Table 2

## Electrical Characteristics

12V supply with 100Ω series resistor and 220μF//100nF capacitors,  $T_A = 25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Type	Max.	Units
<b>Power Consumption</b> (Average value incl. motor pulses)	$I_V$	Quartz 4 MHz and motor connected.		0.8	1.2	mA
<b>Inputs Characteristics</b>						
Low-level input voltage	$V_{IL}$		$V_{REG}$		$V_{REG}+0.5$	V
High-level input voltage	$V_{IH}$		$V_{DD}-0.3$		$V_{DD}$	V
Pull-up resistors	$R_{IN}$	SET_CW and SET_CCW TUNING and TSTMOD	30	50	100	kΩ
			6	10	20	kΩ
<b>Outputs TEST and IT</b>						
Low-level output voltage	$V_{OL}$	$ I_{OUT}  \leq 1$ mA			$V_{REG}+0.5$	V
High-level output voltage	$V_{OH}$	$ I_{OUT}  \leq 1$ mA	$V_{DD}-0.5$			V

Table 3

## Timing Characteristics for Programming

$V_{DD} = 12V$ ,  $V_{SS} = 0V$ ,  $t_{rise}$  and  $t_{fall} \leq 200ns$ , input signal swing -5V (referenced to  $V_{DD}$ )

Parameter	Symbol	Test Conditions	Min.	Type	Max.	Units
Set-up time to $V_{PP}$ ; TUNING	$t_1$	see fig. 4	150			$\mu s$
Set-up time to DATA; $V_{PP}$	$t_2$		10			$\mu s$
Hold-time to DATA; $V_{PP}$	$t_3$		10			$\mu s$
Memory refresh time	$t_{RF}$		150			$\mu s$
Enable time	$t_E$		3			ms
Wait time	$t_W$		3			ms
High-state DATA pulses	$t_H$		1			$\mu s$
Low-state DATA pulses	$t_L$		1		1000	$\mu s$
Memory write time	$t_{TR}$		100		300	ms
Cycling capability	Ncyc		50			
Time between two successive write	$t_{CYC}$		100			ms

Table 4

## Programming Timing Waveforms




Fig. 4

## Block Diagram





Fig. 5

## Output Sequence Generator

The output sequence generator provides the required pulse train to the ACC M-S motor to move the indicator shafts. The M-S X16.xxx turns by 6° each minute.

The pulse train timing given in fig. 6 describes the clockwise operation of the ACC M-S. For counterclockwise operation, the pulse sequence must be read from the right to the left.

## Timing Waveforms



## Pin Description

Pin Number DIP14 Version	Pin Number SOL16 Version	Name	Function
1	1	OUT2/3	Coil outputs 2 and 3
2	2	OUT1	Coil output 1
3	3	TUNING	Selection between normal operation and programming mode
4	4	VSS	Negative supply voltage
5	5	VPP or SETCW	Programming or time setting input (clockwise)
6	6	DATA or SETCCW	Programming or time setting input (counterclockwise)
7	7	TSTMOD	Test input (used for production testing only)
-	8	NC	Not connected internally
-	9	NC	Not connected internally
8	10	OSCOUT	4 MHz oscillator output
9	11	OSCIN	4 MHz oscillator input
10	12	VREG	Regulated voltage for SET inputs
11	13	VDD	Positive supply voltage
12	14	IT	The frequency on IT reflects the content of the internal E <sup>2</sup> PROM
13	15	TEST	Oscillator frequency divided by 4
14	16	OUT4	Coil output 4

Table 5

## Tuning Pin

The TUNING pin allows to select between the normal mode and the programming mode.

When low, the TUNING pin enables the VPP and DATA inputs for programming.

When high, it is the SET CW and SET CCW functions that are active.

This input is internally pulled-up by a 10k $\Omega$  resistor and is active low (VREG).

## Tstmod Pin

The TSTMOD pin is used for production testing only. In normal operation, this pin must be connected to VDD or left unconnected.

This input is internally pulled-up by a 10k $\Omega$  resistor and is active low (VREG).

## Time Setting

Time setting is done with the SET CW and SET CCW inputs.

These two inputs are internally pulled-up by 50k $\Omega$  resistors and are active low (VREG).

### Caution

The **low level** for all inputs is VREG and **not VSS** or the battery ground ! The direct connection of an input to VSS could permanently damage the chip. In order to use VSS or battery ground as the low level, a serial resistor  $R_s$  with a typical value of 13 k $\Omega$  is to be connected and will allow operation over a supply voltage range from 6V to 20V (see fig. 2).

### Entering Set Mode

Entering set mode is achieved by pulling one SET xx pad to VREG.

The debounce time is 15.6 to 23.4 ms for a positive or negative transition of the SET xx pins.

As soon as the SET xx level is validated as low ( $t_0$  in fig. 7), one motor pulse train is generated and the motor pulse sequence described in fig. 6 is started.

If a low level is validated on SET xx during a normal motor pulse train, this pulse train is normally completed, no additional pulse is generated and the sequence continues as in fig. 7.

### Exit from the Set Mode

Exit from the set mode is achieved by returning the SET xx pin to VDD (or floating as it is internally pulled-up).

The next normal pulse train will appear on the motor outputs 60 seconds after the SET xx pin has been validated as high.

If a pulse train is being outputted when the SET xx pin is validated, this pulse train will be completed and the next normal pulse train will appear 60 seconds after this last one.

## Time Setting Waveforms M-S X12.506




Fig. 7

## Oscillator

4.194304 MHz oscillator with external quartz crystal.

Required crystal characteristics for driving levels between 100nW and 10µW :

- Frequency : 4194304 Hz
- Frequency tolerance @ 25°C : ± 30 ppm
- Working temperature range : -40 to +105°C
- Load capacitor : typ 12 pF
- Series resistance : R < 100 Ω

Due to the very low power consumption of this circuit, attention has to be paid to the selection of the quartz quality in respect to the stability of the series resistance at very low driving levels.

## Digital Tuning

The tuning of the oscillator consists in a modification of the division rate of the frequency divider. The modification is made by suppressing N pulses every X seconds. This number N is kept in a non-volatile 5 bits memory (E<sup>2</sup>PROM). With 5 bits, the correction range is ± **57.2** ppm with a correction step of 3.8 ppm. The N = 31 value of the E<sup>2</sup>PROM is reserved as an output driver disable value.

## Programming of the E<sup>2</sup>PROM

To tune the frequency, 5 pads are used :

TUNING input  
VPP input  
DATA input  
TEST output  
IT output

The tuning procedure is as follows (see also fig. 4):

Programming mode is entered by pulling input TUNING to VREG. At this moment, the output TEST starts delivering the oscillator frequency divided by 4 and the output IT becomes active.

In order to calculate number N, proceed as following:

- Measure  $f_{(TEST)}$
- The nearest value of  $f_{(TEST)}$  found in table 6 gives the value of N.

When number N is known, it has to be written in the E<sup>2</sup>PROM. To do so, input VPP must be pulled down to enable entrance of data.

The required number N of pulses is then applied to the DATA input.

When input VPP is returned to VDD, E<sup>2</sup>PROM writing is started. After the rising edge of VPP input, the TUNING input has to remain low at least 100 ms to ensure proper E<sup>2</sup>PROM writing.

Remark : At delivery, the E<sup>2</sup>PROM of the chip is programmed with N = 31 (meaning that the motor outputs are disabled).

### Caution

The **low level** for all inputs is VREG and **not VSS** or the battery ground ! The direct connection of an input to VSS could permanently damage the chip. In order to use VSS or battery ground as the low level, a serial resistor  $R_s$  with a typical value of 13kΩ is to be connected and will allow operation over a supply voltage range from 6V to 20V (see fig. 2).

### Description of IT Output

The output IT is used to check the content of the E<sup>2</sup>PROM.

This output is normally at level VREG. When the chip is in programming mode (TUNING input low), a signal of frequency  $f_{IT}$  with duty cycle of 50% appears on the output IT. The frequency  $f_{IT}$  is an image of the actual value of N programmed in the E<sup>2</sup>PROM (see table 6).

The exact expression for the frequency  $f_{IT}$  is :

$$f_{IT} = \frac{2^{22}}{32 (49 + N)}$$

The difference between  $f_{IT}$  for N and N+1 is in the order of 1%. Since the frequency deviation of the oscillator is max. 60 ppm, there is no problem in distinguishing one N from another.

Table 6 shows  $f_{IT}$  for all possible values of N calculated at nominal oscillator frequency.

### Verification of the E<sup>2</sup>PROM Content

The verification of the E<sup>2</sup>PROM content can be made by measuring the frequency delivered on IT, 150 µs after pulling the TUNING pin low.

The TUNING pin must be returned high without entering any data.

## Values of N with the Corresponding Frequency Correction

N	$\Delta f/f$ (ppm)	$f_{(TEST)}$ (Hz)	$f_{(IT)}$ (Hz)
0	+57.2	1'048'516	2674.9
1	+53.4	1'048'520	2621.4
2	+49.6	1'048'524	2570.0
3	+45.8	1'048'528	2520.6
4	+42.0	1'048'532	2473.0
5	+38.1	1'048'536	2427.2
6	+34.3	1'048'540	2383.1
7	+30.5	1'048'544	2340.6
8	+26.7	1'048'548	2299.5
9	+22.9	1'048'552	2259.9
10	+19.1	1'048'556	2221.6
11	+15.3	1'048'560	2184.5
12	+11.4	1'048'564	2148.7
13	+7.6	1'048'568	2114.1
14	+3.8	1'048'572	2080.5
15	0	1'048'576	2048.0
16	-3.8	1'048'580	2016.5
17	-7.6	1'048'584	1985.9
18	-11.4	1'048'588	1956.3
19	-15.3	1'048'592	1927.5
20	-19.1	1'048'596	1899.6
21	-22.9	1'048'600	1872.5
22	-26.7	1'048'604	1846.1
23	-30.5	1'048'608	1820.4
24	-34.3	1'048'612	1795.5
25	-38.1	1'048'616	1771.2
26	-42.0	1'048'620	1747.6
27	-45.8	1'048'624	1724.6
28	-49.6	1'048'628	1702.2
29	-53.4	1'048'632	1680.4
30	-57.2	1'048'636	1659.1
<b>31</b>	<b>Motor outputs disabled</b>		1638.4

} Trimming range

- Memory status at delivery

Table 6

- N : Number of suppressed pulses per 60 seconds
- $\Delta f/f$  : Relative correction of the frequency corresponding to N
- $f_{(TEST)}$  : Frequency measured on the TEST pad
- $\Delta f$  : Absolute error on  $f_{(TEST)}$  which is exactly corrected with N
- $f_{(IT)}$  : Frequency on IT pad calculated at nominal oscillator frequency (4'194'304)

The values of N can be computed with the following formula:

$$N = \text{INTEGER} \left( \frac{f_{(TEST)} - 1'048'514}{4} \right) \quad \text{with } f_{(TEST)} \text{ in Hz}$$

## Dimensions of DIP Package




Fig. 8

## Dimensions of SOL Package




Fig. 9

## Ordering Information

The ACC M-S Driver X12.506 is available in the following packages:

- DIP 14-pin plastic package
- SOL 16-pin wide plastic package

ACC M-S Driver X12.506 - DIP14  
ACC M-S Driver X12.506 - SOL16  
(available on reel)

Chip form on request.

When ordering, please specify the complete part number and package.

Special feature: These products from Jan. 2006 are in conformance to RoHS and Green mold regulations.

## Table of Contents

ACC M-S Driver X12.506 .....	1	Tstmod Pin.....	6
Features .....	1	Time Setting.....	6
Description .....	1	Entering Set Mode .....	6
Applications .....	1	Exit from the Set Mode .....	6
Typical Operating Configuration.....	1	Time Setting Waveforms M-S X12.506 .....	7
Specific Operating Configuration .....	1	Oscillator .....	8
Pin Assignment .....	1	Digital Tuning .....	8
Absolute Maximum Ratings .....	2	Programming of the E <sup>2</sup> PROM .....	8
Operating Conditions.....	2	Caution.....	8
Electrical Characteristics.....	2	Description of IT Output.....	8
Timing Characteristics for Programming .....	3	Verification of the E <sup>2</sup> PROM Content .....	8
Programming Timing Waveforms .....	3	Values of N with the Corresponding Frequency	
Block Diagram.....	4	Correction .....	9
Output Sequence Generator .....	5	Dimensions of DIP Package.....	10
Timing Waveforms .....	5	Dimensions of SOL Package.....	10
Tuning Pin .....	6	Ordering Information.....	10

The information and specifications given here are correct and valid to the best of our knowledge. However **switec**<sup>™</sup> assumes no liability for damages which may arise through the incorrect use of this information or for eventual damages to existing patents or to the rights of third parties. The general purchase conditions for electrical and mechanical products of **switec**<sup>™</sup> apply to all commercial transactions.

**switec**<sup>™</sup> reserves the right to make changes in the products contained in this document in order to improve design or performance and to supply the best possible products.

**switec**<sup>™</sup> is a trade mark of the Swatch Group Management Services AG